UVM is a Standard Verification Methodology that uses System Verilog constructs based on which a fully functional testbench can be built to verify the functional correctness of the Design Under Test(DUT). It is an IEEE standard/methodology.UVM provides a framework to build testbench architecture that is reusable, scalable, and configurable.
UVM is a methodology that is developed using SystemVerilog. For UVM interviews, you should be strong at SV concepts and should have a complete understanding of UVM testbench architecture, UVM phases, TLM, configuration methods, and UVM sequence.